MICROPROCESSORS AND MICROSYSTEMS

Volume Indices 29 (2005)

Issue 1 pp 1–46
Issues 2–3 pp 47–131
Issue 4 pp 133–187
Issue 5 pp 189–246
Issues 6 pp 247–305
Issue 7 pp 307–358
Issues 8–9 pp 359–420
Issue 10 pp 421–462

Article index

Number 1

An efficient VLSI implementation of IDEA encryption algorithm using VHDL
M. Thaduri, S.-M. Yoo, R. Gaede 1

An adaptive adjusting mechanism for agent distributed blackboard architecture
Y. C. Jiang, Z. Y. Xia, Y. P. Zhong, S. Y. Zhang 9

Fabrication of 128 × 128 element optical switch array by micromachining technology
S. B. Wang, S. B. Zhou, G. Huang, B. F. Xiong, S. H. Chen, X. J. Yi 21

An infrastructure for designing custom embedded wide counterflow pipelines
B. R. Childers, J. W. Davidson 27

A pixel cache architecture with selective placement scheme based on *z*-test result
K.-W. Lee, W.-C. Park, I.-S. Kim, T.-D. Han 41

Number 2 & 3

Advances in FPGA tools and techniques
M. A. Vega-Rodríguez, J. M. Sánchez-Pérez, J. A. Gómez-Pulido 47

Automatic mapping of C to FPGAs with the DEFACTO compilation and synthesis system
P. Diniz, M. Hall, J. Park, B. So, H. Ziegler 51

System-level performance evaluation of reconfigurable processors
R. Enzler, C. Plessl, M. Platzner 63

Microprocessor and FPGA interfaces for in-system co-debugging in field programmable hybrid systems
M. A. Aguirre, J. N. Tombs, V. Baena-Lecuyer, J. L. Mora, J. M. Carrasco, A. Torralba, L. G. Franquelo 75

L3: An FPGA-based multilayer maze routing accelerator
J. A. Nestor 87

Pseudo-online testing methodologies for various components of field programmable gate arrays
L. Kalyan Kumar, A. S. Ramani, A. J. Mupid, V. Kamakoti 99

A 5–10 GHz SiGe BiCMOS FPGA with new configurable logic block
C. You, J.-R. Guo, R. P. Kraft, M. Chu, P. Curran, K. Zhou, B. Goda, J. F. McDonald 121

Number 4

Hardware–software co-simulation of bus-based reconfigurable systems
K. N. Vikram, V. Vasudevan 133

Memory reference caching for activity reduction on address buses
T. Givargis, D. Eppstein 145

Experimental parallel implementation of a wavelet-based still image encoder
K. Haapala, V. Lappalainen, T. D. Hämäläinen 155

A comparison-based diagnosis algorithm tailored for crossed cube multiprocessor systems
X. Yang, G. M. Megson, D. J. Evans 169

Performance enhancement of embedded software based on new register allocation technique
J.-Y. Lee, S.-I. Cho, I.-C. Park 177

Number 5

A Petri-net based distributed monitoring system using PIC microcontrollers
M. R. Frankowiak, R. I. Grosvenor, P. W. Prickett 189

Formal verification of fault-tolerant software design: the CSP approach
W. L. Yeung, S. A. Schneider 197

An FPGA platform for on-line topology exploration of spiking neural networks
A. Upegui, C. A. Peña-Reyes, E. Sanchez 211

Multimedia extensions for general purpose microprocessors: a survey
N. T. Slingerland, A. J. Smith 225

Number 6

A complete platform and toolset for system implementation on fine-grain reconfigurable hardware
V. Kalenteridis, H. Pournara, K. Siozos, K. Tatas, N. Vassiliadis, I. Pappas, G. Koutroumpezis, S. Nikolaidis, S. Siskos, D. J. Soudris, A. Thanailakis 247

A distributed decomposition policy for computational grid resource allocation optimization based on utility functions
C. Li, L. Li 261

Path-based next *N* trace prefetch in trace processors
K.-f. Wang, Z.-z. Ji, M.-z. Hu 273

A novel defense model for dynamic topology network based on mobile agent
Y. C. Jiang, Z. Y. Xia, S. Y. Zhang 289

Microprocessor-based FPGA implementation of SPIHT image compression subsystems
P. Corsonello, S. Perri, P. Zicari, G. Cocorullo 299

Number 7

Self-organizing maps for embedded processor selection
B. Martín-del-Brío, A. Bono-Nuez, N. Medrano-Marqués 307

An AES crypto chip using a high-speed parallel pipelined architecture
S.-M. Yoo, D. Kotturi, D. W. Pan, J. Blizzard 317

PII: S0141-9331(04)00083-9

Design and implementation of an FPGA-based multiple-colour LED display board
W. Kurdthongmee 327
Optimizing SMT processors for IP-packet processing
B. Robatmili, N. Yazdani, M. Nourani 337
Novel architecture for QAM modulator–demodulator and its generalization to multicarrier modulation
A. Banerjee, A. S. Dhar 351

Number 8 & 9

Recent advances in computer vision and image processing using reconfigurable hardware
M. A. Vega-Rodríguez, J. M. Sánchez-Pérez, J. A. Gómez-Pulido 359
FPGA based EBCOT architecture for JPEG 2000
M. Gangadhar, D. Bhatia 363
Implementation of a modified Fuzzy C-Means clustering algorithm for real-time applications
J. Lázaro, J. Arias, J. L. Martín, C. Cuadrado, A. Astarloa 375
A high-performance fully reconfigurable FPGA-based 2D convolution processor
S. Perri, M. Lanuzza, P. Corsonello, G. Cocorullo 381
The rapid prototyping experience of an H.263 video coder onto FPGA
M. J. Garrido, C. Sanz, M. Jiménez, J. M. Meneses 393
A pipelined array architecture for Euclidean distance transformation and its FPGA implementation
N. Sudha 405
Experiences on developing computer vision hardware algorithms using Xilinx system generator
A. T. Moreo, P. N. Lorente, F. S. Valles, J. S. Muro, C. F. Andrés 411

Number 10

Multiprocessor SoPC-Core for FAT volume computation
A. Astarloa, U. Bidarte, J. Lázaro, A. Zuloaga, J. Arias 421
Programming paradigms for reconfigurable computing
G. Lee, G. Milne 435
Cost effective mixed-type value predictor using distributed classification method
B.-S. Choi 451

Author Index

Aguirre, M. A. 75
Andrés, C. F. 411
Arias, J. 375, 421
Astarloa, A. 375, 421

Baena-Lecuyer, V. 75
Banerjee, A. 351
Bhatia, D. 363
Bidarte, U. 421
Blizzard, J. 317
Bono-Nuez, A. 307

Carrasco, J. M. 75
Chen, S. H. 21
Childers, B. R. 27
Cho, S.-I. 177
Choi, B.-S. 451
Chu, M. 121
Cocorullo, G. 299, 381
Corsonello, P. 299, 381
Cuadrado, C. 375
Curran, P. 121

Davidson, J. W. 27
Dhar, A. S. 351
Diniz, P. 51

Enzler, R. 63
Eppstein, D. 145
Evans, D. J. 169

Frankowiak, M. R. 189
Franquelo, L. G. 75

Gaede, R. 1
Gangadhar, M. 363
Garrido, M. J. 393
Givargis, T. 145
Gómez-Pulido, J. A. 47, 359
Goda, B. 121
Grosvenor, R. I. 189
Guo, J.-R. 121

Haapala, K. 155
Hall, M. 51
Han, T.-D. 41
Hämäläinen, T. D. 155
Hu, M.-z. 273
Huang, G. 21

Ji, Z.-z. 273
Jiang, Y. C. 9, 289
Jiménez, M. 393

Kalenteridis, V. 247
Kalyan Kumar, L. 99
Kamakoti, V. 99
Kim, I.-S. 41
Kotturi, D. 317
Koutroumpezis, G. 247
Kraft, R. P. 121
Kurdthongmee, W. 327

Lanuzza, M. 381
Lappalainen, V. 155
Lee, G. 435
Lee, J.-Y. 177
Lee, K.-W. 41
Li, C. 261
Li, L. 261
Lorente, P. N. 411
Lázaro, J. 375, 421

Martín, J. L. 375
Martín-del-Brío, B. 307
McDonald, J. F. 121
Medrano-Marqués, N. 307
Megson, G. M. 169
Meneses, J. M. 393
Milne, G. 435
Mora, J. L. 75
Moreo, A. T. 411
Mupid, A. J. 99
Muro, J. S. 411

Nestor, J. A. 87
Nikolaidis, S. 247
Nourani, M. 337

Pan, D. W. 317
Pappas, I. 247
Park, I.-C. 177
Park, J. 51
Park, W.-C. 41
Peña-Reyes, C. A. 211
Perri, S. 299, 381
Platzner, M. 63
Plessl, C. 63
Pournara, H. 247
Prickett, P. W 189

Ramani, A. S. 99
Robatmili, B. 337

Sanchez, E. 211
Sanz, C. 393
Schneider, S. A. 197
Siozos, K. 247
Siskos, S. 247
Slingerland, N. T. 225
Smith, A. J. 225
Sánchez-Pérez, J. M. 47, 359
So, B. 51
Soudris, D. J. 247
Sudha, N. 405

Tatas, K. 247
Thaduri, M. 1
Thanailakis, A. 247
Tombs, J. N. 75
Torralba, A. 75

Upegui, A. 211

Valles, F. S. 411
Vassiliadis, N. 247
Vasudevan, V. 133
Vega-Rodríguez, M. A. 47, 359
Vikram, K. N. 133

Wang, K.-f. 273
Wang, S. B. 21

Xia, Z. Y. 9, 289
Xiong, B. F. 21

Yang, X. 169
Yazdani, N. 337

Yeung, W. L. 1
Yi, X. J. 21
Yoo, S.-M. 1, 317
You, C. 121

Zhang, S. Y. 9, 289
Zhong, Y. P. 9
Zhou, K. 121
Zhou, S. B. 21
Zicari, P. 299
Ziegler, H. 51
Zuloaga, A. 421

Keyword Index

128 × 128 element
Fabrication of 128 × 128 element optical switch array by micromachining technology 21
Agent cooperation
An adaptive adjusting mechanism for agent distributed blackboard architecture 9
Agents communication
An adaptive adjusting mechanism for agent distributed blackboard architecture 9
Architectural synthesis
An infrastructure for designing custom embedded wide counterflow pipelines 27
Arithmetic encoder
FPGA based EBCOT architecture for JPEG 2000 363

Behavioral synthesis and estimation
Automatic mapping of C to FPGAs with the DEFACTO compilation and synthesis system 51
Built-in self-test (BIST)
Pseudo-online testing methodologies for various components of field programmable gate arrays 99
Bus encoding
Memory reference caching for activity reduction on address buses 145
Bus-based
Hardware–software co-simulation of bus-based reconfigurable systems 133

CAN bus
A Petri-net based distributed monitoring system using PIC microcontrollers 189
Circal
Programming paradigms for reconfigurable computing 435
Co-debug
Microprocessor and FPGA interfaces for in-system co-debugging in field programmable hybrid systems 75
Co-design
Microprocessor and FPGA interfaces for in-system co-debugging in field programmable hybrid systems 75
Multiprocessor SoPC-Core for FAT volume computation 421
Co-design environments
Experiences on developing computer vision hardware algorithms using Xilinx system generator 411
Comparison model
A comparison-based diagnosis algorithm tailored for crossed cube multiprocessor systems 169
Computer vision
Experiences on developing computer vision hardware algorithms using Xilinx system generator 411
Convolution
A high-performance fully reconfigurable FPGA-based 2D convolution processor 381
Co-simulation
System-level performance evaluation of reconfigurable processors 63
Hardware–software co-simulation of bus-based reconfigurable systems 133
Cost reduction
Cost effective mixed-type value predictor using distributed classification method 451
Counterflow pipelines
An infrastructure for designing custom embedded wide counterflow pipelines 27
Crossed cube
A comparison-based diagnosis algorithm tailored for crossed cube multiprocessor systems 169
Current mode logic
A 5–10GHz SiGe BiCMOS FPGA with new configurable logic block 121

Data encryption
An efficient VLSI implementation of IDEA encryption algorithm using VHDL 1
Design automation
Automatic mapping of C to FPGAs with the DEFACTO compilation and synthesis system 51
Design framework
An infrastructure for designing custom embedded wide counterflow pipelines 27
Diagnosis algorithm
A comparison-based diagnosis algorithm tailored for crossed cube multiprocessor systems 169
Distributed blackboard
An adaptive adjusting mechanism for agent distributed blackboard architecture 9
Dynamic reconfiguration
An FPGA platform for on-line topology exploration of spiking neural networks 211
Dynamic topology network
A novel defense model for dynamic topology network based on mobile agent 289

Embedded Block Coding with Optimized Truncation
FPGA based EBCOT architecture for JPEG 2000 363
Embedded FPGA
Hardware–software co-simulation of bus-based reconfigurable systems 133
Embedded processors
Self-organizing maps for embedded processor selection 307
Embedded software
Performance enhancement of embedded software based on new register allocation technique 177
Embedded systems
Memory reference caching for activity reduction on address buses 145
Encryption algorithm
An AES crypto chip using a high-speed parallel pipelined architecture 317
Energy-efficient CLB architecture
A complete platform and toolset for system implementation on fine-grain reconfigurable hardware 247
Euclidean distance transform
A pipelined array architecture for Euclidean distance transformation and its FPGA implementation 405
Evolvable hardware
An FPGA platform for on-line topology exploration of spiking neural networks 211

Fault detection and location
Pseudo-online testing methodologies for various components of field programmable gate arrays 99
Fault tolerance
Formal verification of fault-tolerant software design: the CSP approach 197
Field programmable gate array
A 5–10GHz SiGe BiCMOS FPGA with new configurable logic block 121
Field programmable gate array
Design and implementation of an FPGA-based multiple-colour LED display board 327
Field programmable gate arrays (FPGAs)
Pseudo-online testing methodologies for various components of field programmable gate arrays 99
Field-programmable gate array
Programming paradigms for reconfigurable computing 435
Field-programmable gate arrays
System-level performance evaluation of reconfigurable processors 63
Field-programmable-gate-arrays (FPGAs)
Automatic mapping of C to FPGAs with the DEFACTO compilation and synthesis system 51
Formal verification
Formal verification of fault-tolerant software design: the CSP approach 197
FPGA
An FPGA platform for on-line topology exploration of spiking neural networks 211
FPGA based EBCOT architecture for JPEG 2000 363
Implementation of a modified Fuzzy C-Means clustering algorithm for real-time applications 375
A pipelined array architecture for Euclidean distance transformation and its FPGA implementation 405
Multiprocessor SoPC-Core for FAT volume computation 421
The rapid prototyping experience of an H.263 video coder onto FPGA 393

FPGA design
L3: An FPGA-based multilayer maze routing accelerator 87
Microprocessor-based FPGA implementation of SPIHT image compression subsystems 299
FPGA-based hardware implementation
Experiences on developing computer vision hardware algorithms using Xilinx system generator 411
Fuzzy C-Means
Implementation of a modified Fuzzy C-Means clustering algorithm for real-time applications 375

Gate-array
A 5–10GHz SiGe BiCMOS FPGA with new configurable logic block 121
Graphical user interface
A complete platform and toolset for system implementation on fine-grain reconfigurable hardware 247
Grid resource allocation
A distributed decomposition policy for computational grid resource allocation optimization based on utility functions 261

H.263
The rapid prototyping experience of an H.263 video coder onto FPGA 393
Hardware acceleration
L3: An FPGA-based multilayer maze routing accelerator 87
Hardware description language
Programming paradigms for reconfigurable computing 435
Hardware implementation
An AES crypto chip using a high-speed parallel pipelined architecture 317
High-performance
A 5–10GHz SiGe BiCMOS FPGA with new configurable logic block 121
Hybrid reconfigurable processors
System-level performance evaluation of reconfigurable processors 63
Hybrid system
Microprocessor and FPGA interfaces for in-system co-debugging in field programmable hybrid systems 75

Image coding
Experimental parallel implementation of a wavelet-based still image encoder 155
Microprocessor-based FPGA implementation of SPIHT image compression subsystems 299
Image
A pipelined array architecture for Euclidean distance transformation and its FPGA implementation 405
Image processing
A high-performance fully reconfigurable FPGA-based 2D convolution processor 381
Implementation of a modified Fuzzy C-Means clustering algorithm for real-time applications 375
Infrared optical switch array
Fabrication of 128 × 128 element optical switch array by micromachining technology 21
Instruction-level parallelism
Cost effective mixed-type value predictor using distributed classification method 451
Integrated circuits
Microprocessor-based FPGA implementation of SPIHT image compression subsystems 299
Interconnect architecture
A complete platform and toolset for system implementation on fine-grain reconfigurable hardware 247
Internet
A Petri-net based distributed monitoring system using PIC microcontrollers 189
Ion beam sputtering
Fabrication of 128 × 128 element optical switch array by micromachining technology 21
IP Core
Multiprocessor SoPC-Core for FAT volume computation 421
IP-lookup
Optimizing SMT processors for IP-packet processing 337

Java
Programming paradigms for reconfigurable computing 435
JPEG 2000
FPGA based EBCOT architecture for JPEG 2000 363

LED display board
Design and implementation of an FPGA-based multiple-colour LED display board 327
Lee algorithm
L3: An FPGA-based multilayer maze routing accelerator 87
Low power design
Memory reference caching for activity reduction on address buses 145
Low power FPGA
A complete platform and toolset for system implementation on fine-grain reconfigurable hardware 247
Low-power-design
A 5–10GHz SiGe BiCMOS FPGA with new configurable logic block 121

Market
A distributed decomposition policy for computational grid resource allocation optimization based on utility functions 261
MatLab
Experiences on developing computer vision hardware algorithms using Xilinx system generator 411
Memory access
Performance enhancement of embedded software based on new register allocation technique 177
Microarchitecture
Cost effective mixed-type value predictor using distributed classification method 451
Microcontroller
A Petri-net based distributed monitoring system using PIC microcontrollers 189
Microcontroller-based system
Design and implementation of an FPGA-based multiple-colour LED display board 327
Microprocessor and microcontroller selection
Self-organizing maps for embedded processor selection 307
Microprocessors
Multimedia extensions for general purpose microprocessors: a survey 225
Mobile agent
A novel defense model for dynamic topology network based on mobile agent 289
Model checking
Formal verification of fault-tolerant software design: the CSP approach 197
Modulus multiplier
An efficient VLSI implementation of IDEA encryption algorithm using VHDL 1
Monitoring system
A Petri-net based distributed monitoring system using PIC microcontrollers 189
MQ encoder
FPGA based EBCOT architecture for JPEG 2000 363
Multi agents
An adaptive adjusting mechanism for agent distributed blackboard architecture 9
Multimedia extensions
Multimedia extensions for general purpose microprocessors: a survey 225

Network defense
A novel defense model for dynamic topology network based on mobile agent 289
Network processor
Optimizing SMT processors for IP-packet processing 337
Network security
A novel defense model for dynamic topology network based on mobile agent 289
Network topology
An adaptive adjusting mechanism for agent distributed blackboard architecture 9
Neural hardware
An FPGA platform for on-line topology exploration of spiking neural networks 211
Neural networks
Self-organizing maps for embedded processor selection 307

Optimization
A distributed decomposition policy for computational grid resource allocation optimization based on utility functions 261

Parallel implementation
Experimental parallel implementation of a wavelet-based still image encoder 155
Parallel pipelined design
An AES crypto chip using a high-speed parallel pipelined architecture 317
Parallelizing compiler technology and data dependence analysis
Automatic mapping of C to FPGAs with the DEFACTO compilation and synthesis system 51

Partial reconfiguration
Pseudo-online testing methodologies for various components of field programmable gate arrays 99
Performance evaluation
Cost effective mixed-type value predictor using distributed classification method 451
Performance metric
Path-based next *N* trace prefetch in trace processors 273
Petri-net
A Petri-net based distributed monitoring system using PIC microcontrollers 189
Photolithography
Fabrication of 128 × 128 element optical switch array by micromachining technology 21
Pipelining
A pipelined array architecture for Euclidean distance transformation and its FPGA implementation 405
Pixel cache
A pixel cache architecture with selective placement scheme based on *z*-test result 41
Prefetch mechanism
Path-based next *N* trace prefetch in trace processors 273
Price
A distributed decomposition policy for computational grid resource allocation optimization based on utility functions 261
Profiling
Performance enhancement of embedded software based on new register allocation technique 177
Programmable logic array
A 5–10GHz SiGe BiCMOS FPGA with new configurable logic block 121
Pseudo-online testing
Pseudo-online testing methodologies for various components of field programmable gate arrays 99

Rapid prototyping
Microprocessor and FPGA interfaces for in-system co-debugging in field programmable hybrid systems 75
Rapid system prototyping
The rapid prototyping experience of an H.263 video coder onto FPGA 393
Reconfigurable computing
Automatic mapping of C to FPGAs with the DEFACTO compilation and synthesis system 51
Reconfigurable computing
System-level performance evaluation of reconfigurable processors 63
Programming paradigms for reconfigurable computing 435
Reconfigurable-system
A 5–10GHz SiGe BiCMOS FPGA with new configurable logic block 121
Reconfiguration
Hardware–software co-simulation of bus-based reconfigurable systems 133
Redundant codes
Memory reference caching for activity reduction on address buses 145
Register access
Performance enhancement of embedded software based on new register allocation technique 177
Register allocation
Performance enhancement of embedded software based on new register allocation technique 177
Rendering processor
A pixel cache architecture with selective placement scheme based on *z*-test result 41
Rendering
Design and implementation of an FPGA-based multiple-colour LED display board 327
RISC
The rapid prototyping experience of an H.263 video coder onto FPGA 393

Safety critical applications
Pseudo-online testing methodologies for various components of field programmable gate arrays 99
Segmentation
Implementation of a modified Fuzzy C-Means clustering algorithm for real-time applications 375
SiGe
A 5–10GHz SiGe BiCMOS FPGA with new configurable logic block 121
Single instruction multiple data circuits
A high-performance fully reconfigurable FPGA-based 2D convolution processor 381
Single instruction multiple data
Multimedia extensions for general purpose microprocessors: a survey 225
SoC
Hardware–software co-simulation of bus-based reconfigurable systems 133
Software design
Formal verification of fault-tolerant software design: the CSP approach 197
SoPC
Multiprocessor SoPC-Core for FAT volume computation 421
Spiking neuron
An FPGA platform for on-line topology exploration of spiking neural networks 211
Standard ML
Programming paradigms for reconfigurable computing 435
System-level fault diagnosis
A comparison-based diagnosis algorithm tailored for crossed cube multiprocessor systems 169

Temperature coefficient of resistance
Fabrication of 128 × 128 element optical switch array by micromachining technology 21
Temporal parallelism
An efficient VLSI implementation of IDEA encryption algorithm using VHDL 1
Thread and SMT
Optimizing SMT processors for IP-packet processing 337
Throughput
An AES crypto chip using a high-speed parallel pipelined architecture 317
Topology evolution
An FPGA platform for on-line topology exploration of spiking neural networks 211
Trace processor
Path-based next *N* trace prefetch in trace processors 273

Utility
A distributed decomposition policy for computational grid resource allocation optimization based on utility functions 261

Value predictor
Cost effective mixed-type value predictor using distributed classification method 451
Vanadium oxide thin films
Fabrication of 128 × 128 element optical switch array by micromachining technology 21
VHDL
System-level performance evaluation of reconfigurable processors 63
Multiprocessor SoPC-Core for FAT volume computation 421
Programming paradigms for reconfigurable computing 435
VLSI implementation
An efficient VLSI implementation of IDEA encryption algorithm using VHDL 1
VLSI routing
L3: An FPGA-based multilayer maze routing accelerator 87

Wavelet transform
Experimental parallel implementation of a wavelet-based still image encoder 155

Xilinx system generator
Experiences on developing computer vision hardware algorithms using Xilinx system generator 411

***Z*-test**
A pixel cache architecture with selective placement scheme based on *z*-test result 41